PCI8053 User's Manual

Beijing ART Technology Development Co., Ltd.

Contents

Contents	2
Chapter 1 Overview	3
Chapter 2 Components Layout Diagram and a Brief Description	5
2.1 The Main Component Layout Diagram	5
2.2 The Function Description for the Main Component	5
2.2.1 Signal Input and Output Connectors	5
2.2.2 Potentiometer	5
2.2.3 Indicator	6
2.2.4 Physical ID of DIP Switch	6
2.2.5 Jumper	7
Chapter 3 Signal Connectors	8
3.1 The Definition of Analog Signal Input and Output Connector	8
3.2 The Definition of Digital Signal Input Connector	9
3.3 The Definition of Digital Signal Output Connector	9
Chapter 4 Connection Ways for Each Signal	10
4.1 Single-ended Input Connection	10
4.2 Analog differential inputs	10
4.3 Other Connections	11
4.3 Methods of Realizing the Multi-card Synchronization	11
Chapter 5 The Instruction of the Trigger Function	13
5.1 Internal Trigger Mode	13
5.2 External Trigger Mode	13
Chapter 6 Methods of Using Internal and External Clock Function	17
6.1 Internal Clock Function	17
6.2 External Clock Function	17
6.3 Methods of Using Continuum and Grouping Sampling Function	17
6.3.1 Continuum Sampling Function	17
6.3.2 Grouping Sampling Function	18
Chapter 7 Notes, Calibration and Warranty Policy	22
7.1 Notes	22
7.2 Analog Signal Input Calibration	22
7.3 Analog Signal Output Calibration	22
7.4 AO Use	23
7.5 Warranty Policy	23
Products Rapid Installation and Self-check	24
Rapid Installation	
Self-check	24
Delete Wrong Installation	24

Chapter 1 Overview

In the fields of Real-time Signal Processing, Digital Image Processing and others, high-speed and high-precision data acquisition modules are demanded. ART PCI8053 data acquisition module, which brings in advantages of similar products that produced in china and other countries, is convenient for use, high cost and stable performance.

ART PCI8053 is a data acquisition module based on PCI bus. It can be directly inserted into IBM-PC/AT or a computer which is compatible with PCI8053 to constitute the laboratory, product quality testing center and systems for different areas of data acquisition, waveform analysis and processing. It may also constitute the monitoring system for industrial production process.

Unpacking Checklist

Check the shipping carton for any damage. If the shipping carton and contents are damaged, notify the local dealer or sales for a replacement. Retain the shipping carton and packing material for inspection by the dealer.

Check for the following items in the package. If there are any missing items, contact your local dealer or sales.

- PCI8053 Data Acquisition Board
- > ART Disk
 - a) user's manual (pdf)
 - b) drive
 - c) catalog
- ➤ Warranty Card

FEATURES

Analog Input

- Converter Type: AD7663 (default is AD7663, the AD7665 also can be used)
- ightharpoonup Input Range: $\pm 10V$, $\pm 5V$, ± 2.5 , $0 \sim 10V$, $0 \sim 5V$
- ➤ 16-bit resolution
- > Sampling Rate: 1Hz~250KHz (if use AD7665, the sampling rate is 1Hz~500KHz)

Note: each channel actual sampling rate = sampling rate/the number of sampling channels

Frequency division formula= master frequency / the number of frequency division, the master frequency =2MHz, 16-bit frequency division, and the number of frequency division from 8 to 2000000 (if use AD7655, the number of frequency division from 4 to 2000000)

- ➤ Analog Input Mode: 16SE/8DI
- Data Read Mode: non-empty, half-full inquiry mode and interrupt mode
- > FIFO Size: 4K word
- Memory Signs: full, non-empty and half-full
- AD Mode: continuum sampling, grouping sampling
- For Group Interval: software-configurable, minimum value is sampling period, maximum value is 419430μs
- Loops of Group: software-configurable, minimum value is one time, maximum value is 255 times
- Clock Source: external clock, internal clock (software-configurable)
- > Trigger Mode: software trigger, hardware trigger (external trigger)
- > Trigger Type: level trigger, edge trigger
- > Trigger Direction: negative, positive, positive and negative trigger
- > Trigger Source: ATR, DTR

- ➤ Analog Trigger Source (ATR)Input Range: ±10V
- Analog trigger level range is decided by the AO0
- ➤ Trigger Source DTR Input Range: standard TTL level
- Programmable amplifier: AD8251(default), AD8250, AD8253
- Programmable Gain: 1, 2, 4, 8 (AD8251 default) or 1, 2, 5, 10 (AD8250) or 1, 10, 100, 1000 (AD8253)
- ➤ AD Conversion Time: ≤1.25µs
- > Analog Input Impedance: 10MΩ
- ➤ Non-linear error: ±1LSB
- System Measurement Accuracy: 0.01% (full scale, gain is 1)
- ➤ Operating Temperature Range: 0°C~55°C
- ➤ Storage Temperature Range: -20°C~70°C

Analog Output

- \triangleright Output Range: $\pm 10V$, $\pm 5V$, $0 \sim 10V$, $0 \sim 5V$
- ➤ 16-bit resolution
- > Set-up Time: 10μs (0.003%)
- ➤ Channel No.: 1-channel
- ➤ Point Rate: 1Hz ~ 100KHz (10us/point), software-configurable
- > FIFO Size: 4K word
- \triangleright Output Impedance: 0.2Ω
- \triangleright Non-linear error: ± 1 LSB(Max)
- ➤ Output Error (full-scale): ±1LSB
- ➤ Operating Temperature Range: 0°C~55°C
- ➤ Storage Temperature Range: -20°C~70°C

Digital Input

- ➤ Channel No.: 16-channel
- ➤ Electric Standard: TTL compatible
- Maximum Sink Current: less than 0.5mA
- ➤ High Voltage: ≥2V
- ► Low Voltage: ≤ 0.8 V

Digital Output


- ➤ Channel No.: 8-channel
- ➤ Electrical Standard: CMOS compatible
- ➤ High Voltage: ≥3.8V
- ➤ Low Voltage: ≤ 0.44V
- ➤ Power-on Reset

Other Features

Board Clock Oscillation: 40MHz

Chapter 2 Components Layout Diagram and a Brief Description

2.1 The Main Component Layout Diagram



2.2 The Function Description for the Main Component

2.2.1 Signal Input and Output Connectors

CN1: analog signal input and output connector

P1: digital signal input connector P2: digital signal output connector

2.2.2 Potentiometer

RP1: analog signal output zero-point adjustment potentiometer


RP2: analog signal input full-scale adjustment potentiometer
 RP3: analog signal input zero-point adjustment potentiometer
 RP4: analog signal output full-scale adjustment potentiometer

2.2.3 Indicator

+5 VD: 5 V digital power indicator, on for normal. OVR: FIFO overflow indicator, on for FIFO overflow ADRead: Read FIFO indicator, flashing for reading FIFO

2.2.4 Physical ID of DIP Switch


DID1: Set physical ID number. When the PC is installed more than one PCI8053, you can use the DIP switch to set a physical ID number for each board, which makes it very convenient for users to distinguish and visit each board in the progress of the hardware configuration and software programming. The following four-place numbers are expressed by the binary system: When DIP switch points to "ON", that means "1", and when it points to the other side, that means "0." As they are shown in the following diagrams: place "ID3" is the high place. "ID0" is the low place, and the black part in the diagram represents the location of the switch. (Test softwares of the company often use the logic ID management equipments and at this moment the physical ID DIP switch is invalid. If you want to use more than one kind of the equipments in one and the same system at the same time, please use the physical ID as much as possible.).



The above chart shows"1111", so it means that the physical ID is 15.



The above chart shows "0111", so it means that the physical ID is 7.



The above chart shows "0101", so it means that the physical ID is 5.

ID3	ID2	ID1	ID0	Physical ID (Hex)	Physical ID (Dec)
OFF (0)	OFF (0)	OFF (0)	OFF (0)	0	0
OFF (0)	OFF (0)	OFF (0)	ON (1)	1	1
OFF (0)	OFF (0)	ON (1)	OFF (0)	2	2

OFF (0)	OFF (0)	ON (1)	ON (1)	3	3
OFF (0)	ON (1)	OFF (0)	OFF (0)	4	4
OFF (0)	ON (1)	OFF (0)	ON (1)	5	5
OFF (0)	ON (1)	ON (1)	OFF (0)	6	6
OFF (0)	ON (1)	ON (1)	ON (1)	7	7
ON (1)	OFF (0)	OFF (0)	OFF (0)	8	8
ON (1)	OFF (0)	OFF (0)	ON (1)	9	9
ON (1)	OFF (0)	ON (1)	OFF (0)	A	10
ON (1)	OFF (0)	ON (1)	ON (1)	В	11
ON (1)	ON (1)	OFF (0)	OFF (0)	C	12
ON (1)	ON (1)	OFF (0)	ON (1)	D	13
ON (1)	ON (1)	ON (1)	OFF (0)	E	14
ON (1)	ON (1)	ON (1)	ON (1)	F	15

2.2.5 Jumper

JP1: AO0 output value setting, when the 1-2 pin shorted (default), reset to the middle value, when the 2-3 pin shorted, then reset to the minimum value.

JP1	DA1 Code Selection	0∼5V	0∼10V	±2.5V	±5V	±10V
	Middle Code (default) (0x8000)	2.5V	5V	0V	0V	0V
	Min Code (0x0000)	0V	0V	-2.5V	-5V	-10V

Chapter 3 Signal Connectors

3.1 The Definition of Analog Signal Input and Output Connector

37-pin D-type definition

A.74	27	o 19	AI0
AI1	$\frac{37}{36}$	<u>18</u>	AI2
AI3	36	17	AI4
AI5	35	16	AI6
AI7	34	0 15	
AI9	33	o 15	AI8
AI11	32	o 14	AI10
AI13	31	o 13	AI12
	30	o 12	AI14
AI15	30	o 11	AGND
AGND	29	0 10	AO0
NC	28	9	NC
NC	27	0 0	
NC	26	o 8	NC
NC	25	o 7	NC
AGND	24	<u>6</u>	ATR
+5V	22	5	AGND
	23	4	DGND
DTR	22 0	3	DGND
CLKOUT	21	2	DGND
CLKIN	20	_ 1	
		<u> </u>	DGND

Pin definition about:

Pin name	Туре	Pin function definition
AI0~AI15	Input	Analog input, reference ground is AGND.
AO	Output	Analog output.
AGND	GND	Analog ground. This AGND pin should be connected to the system's AGND plane.
DGND	GND	Digital ground. Ground reference for Digital circuitry. This DGND pin should be
		connected to the system's DGND plane.
CLKIN	Input	External clock input, please use DGND as reference ground.
CLKOUT	Output	Internal clock output. DGND for reference ground.
ATR	Input	Analog trigger signal input, choose AGND as reference ground.
DTR	Input	Digital trigger signal input, choose DGND as reference ground.
NC		NC

3.2 The Definition of Digital Signal Input Connector

P1: 20-pin definition


DI0	1	9	0	2	DII
DI2	3	ı P	~	4	DI3
DI4	5	Ľ	٠ ا	6	DI5
DI6	7	\Box	<u>ر</u>	8	DI7
DI8	9	Š	~	10	DI9
DI10	11	Ľ	<u>~</u>	12	DI11
DI12	13	Ľ	9	14	DI13
DI14	15	5	6	16	DI15
DGND	17	_	7	18	DGND
DGND	19	5	5	20	DGND
		_			

Pin definition about P1

Pin name	Pin feature	Pin function definition
DI0~DI15	Input	Digital input.
DGND	GND	Digital ground

3.3 The Definition of Digital Signal Output Connector

P2: 20-pin definition



Pin definition about P2

Pin name	Pin feature	Pin function definition
DO0~DO15	Output	Digital output.
DGND	GND	Digital ground

Chapter 4 Connection Ways for Each Signal

4.1 Single-ended Input Connection

Single-ended mode can achieve a signal input by one channel, and several signals use the common reference ground. This mode is widely applied in occasions of the small interference and relatively many channels.




Figure 4.1 single-ended input connection

4.2 Analog differential inputs

Double-ended input mode, which was also called differential input mode, uses positive and negative channels to input a signal. This mode is mostly used when biggish interference happens and the channel numbers are few. SE/DI mode can be set by the software, please refer to PCI8053 software manual.

According to the diagram below, PCI8053 board can be connected as analog voltage double-ended input mode, which can effectively suppress common-mode interference signal to improve the accuracy of acquisition. Positive side of the 8-channel analog input signal is connected to AI0~AI7, the negative side of the analog input signal is connected to AI8~AI15, equipments in industrial sites share the AGND with PCI8053 board.




Figure 4.2 double-ended input connection

4.3 Other Connections




Figure 4.3 analog signal output connection




Figure 4.4 digital signal input connection




Figure 4.5 digital signal output connection





Figure 4.6 Clock Input/Output and Trigger Signal Connection


4.3 Methods of Realizing the Multi-card Synchronization

Three methods can realize the synchronization for the PCI8053, the first method is using the cascade master-slave card, the second one is using the common external trigger, and the last one is using the common external clock.

When using master-slave cascade card programs, the master card generally uses the internal clock source model, while the slave card uses the external clock source mode. After the master card and the slave card are initialized according to the corresponding clock source mode. At first, start all the slave cards, as the main card has not been activated and there is no output clock signal, so the slave card enters the wait state until the main card was activated. At this moment, the multi-card synchronization has been realized. When you need to sample more than channels of a card, you could consider using the multi-card cascaded model to expand the number of channels.




When using the common external trigger, please make sure all parameters of different PCI8053 are the same. At first, configure hardware parameters, and use analog or digital signal triggering (ATR or DTR), then connect the signal that will be sampled by PCI8053, input triggering signal from ART pin or DTR pin, then click "Start Sampling" button, at this time, PCI8053 does not sample any signal but waits for external trigger signal. When each module is waiting for external trigger signal, use the common external trigger signal to startup modules, at last, we can realize synchronization data acquisition in this way. See the following figure:



Note: when using the DTR, select the internal clock mode

When using the common external clock trigger, please make sure all parameters of different PCI8053 are the same. At first, configure hardware parameters, and use external clock, then connect the signal that will be sampled by PCI8053, input trigger signal from ART pin or DTR pin, then click "Start Sampling" button, at this time, PCI8053 does not sample any signal, but wait for external clock signal. When each module is waiting for external clock signal, use the common external clock signal to startup modules, at last, we realize synchronization data acquisition in this way. See the following figure:




Chapter 5 The Instruction of the Trigger Function

5.1 Internal Trigger Mode

When A/D is in the initialization, if the A/D hardware parameter ADPara.TriggerMode = PCI8053_TRIGMODE_SOFT, we can achieve the internal trigger acquisition. In this function, when calling the StartDeviceProAD function, it will generate A/D start pulse, A/D immediately access to the conversion process and not wait for the conditions of any other external hardware. It also can be interpreted as the software trigger.

As for the specific process, please see the figure below, the cycle of the A/D work pulse is decided by the sampling frequency.



5.2 External Trigger Mode

When A/D is in the initialization, if the A/D hardware parameter ADPara.TriggerMode = PCI8053_TRIGMODE_POST, we can achieve the external trigger acquisition. In this function, when calling the StartDeviceProAD function, A/D will not immediately access to the conversion process but wait for the external trigger source signals accord with the condition, then start converting the data. It also can be interpreted as the hardware trigger. Trigger source includes the DTR (Digital Trigger Source) and ATR (Analog Trigger Source)

(—) ATR Trigger

When the trigger signal is the analog signal, using the ATR trigger source. Trigger level needs to be set when using the ATR trigger source, VOO's output voltages of DA codetermines the trigger level, trigger level is -10V~+10V. There are two trigger types: edge trigger and level trigger




Figure 5.2 Analog compare

The trigger modes include the edge trigger and level trigger.

(1) Edge trigger function

Edge trigger is to capture the characteristics of the changes between the trigger source signal and the trigger level signal to trigger AD conversion. When TriggerType=PCI8053_TRIGTYPE_EDGE, it is the edge trigger type.

When ADPara.TriggerDir = PCI8053_TRIGDIR_NEGATIVE, choose the trigger mode as the falling edge trigger. That is, when the ATR trigger signal is on the falling edge, AD will immediately access to the conversion process, and its follow-up changes have no effect on AD acquisition.




Figure 5.2.1 Falling edge Trigger

When ADPara.TriggerDir = PCI8053_TRIGDIR_POSITIVE, choose the trigger mode as rising edge trigger. That is, when the ATR trigger signal is on the rising edge, AD will immediately access to the conversion process, and its follow-up changes have no effect on AD acquisition.

When ADPara.TriggerDir = PCI8053_TRIGDIR_POSIT_NEGAT, choose the trigger mode as rising or falling edge trigger. That is, when the ATR trigger signal is on the rising or falling edge, AD will immediately access to the conversion process, and its follow-up changes have no effect on AD acquisition. This function can be used in the case that the acquisition will occur if the exoteric signal changes.

(2) Triggering level function

Level trigger is to capture the condition that trigger signal is higher or lower than the trigger level to trigger AD conversion. When ADPara. TriggerType = PCI8053_TRIGTYPE_PULSE, it is level trigger type.

When ADPara.TriggerDir = PCI8053_TRIGDIR_NEGATIVE, AD is in the conversion process if the ATR is lower than the trigger level. And AD conversion will automatically stop if the ATR is higher than the trigger level. AD's work status changes with changes of ATR.




Figure 5.2.2 Low Level Trigger

When ADPara.TriggerDir = PCI8053_TRIGDIR_POSITIVE, AD is in the conversion process if the ATR is higher than the trigger level. And AD conversion will automatically stop if the ATR is lower than the trigger level. AD's work status changes with changes of ATR.

When ADPara.TriggerDir = PCI8053_TRIGDIR_POSIT_NEGAT, it means the trigger level is low. The effect is the same as the internal software trigger.

(二) DTR Trigger

When the trigger signal is the digital signal (standard TTL-level), using the DTR trigger source.

(1) Edge trigger function

Edge trigger is to capture the characteristics of the changes between the trigger source signal and the trigger level signal to trigger AD conversion.

When ADPara.TriggerDir = PCI8053_TRIGDIR_NEGATIVE, choose the trigger mode as the falling edge trigger. That is, when the DTR trigger signal is on the falling edge, AD will immediately access to the conversion process, and its follow-up changes have no effect on AD acquisition.




Figure 5.2.4 Falling edge Trigger

When ADPara.TriggerDir = PCI8053_TRIGDIR_POSITIVE, choose the trigger mode as rising edge trigger. That is, when the DTR trigger signal is on the rising edge, AD will immediately access to the conversion process, and its follow-up changes have no effect on AD acquisition.

When ADPara.TriggerDir = PCI8053_TRIGDIR_POSIT_NEGAT, choose the trigger mode as rising or falling edge trigger. That is, when the DTR trigger signal is on the rising or falling edge, AD will immediately access to the conversion process, and its follow-up changes have no effect on AD acquisition. This function can be used in the case that the acquisition will occur if the exoteric signal changes.

(2) Triggering level function

Level trigger is to capture the condition that trigger signal is higher or lower than the trigger level to trigger AD conversion.

When ADPara.TriggerDir = PCI8053_TRIGDIR_NEGATIVE, it means the trigger level is low. When DTR trigger signal is in low level, AD is in the conversion process, once the trigger signal is in the high level, AD conversion will automatically stop, when the trigger signal is in the low level again, AD will re-access to the conversion process, that is, only converting the data when the trigger signal is in the low level.




Figure 5.2.4 High Level Trigger

When ADPara.TriggerDir = PCI8053_TRIGDIR_POSITIVE, it means the trigger level is high. When DTR trigger signal is in high level, AD is in the conversion process, once the trigger signal is in the low level, AD conversion will automatically stop, when the trigger signal is in the high level again, AD will re-access to the conversion process, that is, only converting the data when the trigger signal is in the high level.

When ADPara.TriggerDir = PCI8053_TRIGDIR_POSIT_NEGAT, it means the trigger level is low or high. The effect is the same as the internal software trigger.

Chapter 6 Methods of Using Internal and External Clock Function

6.1 Internal Clock Function

Internal Clock Function refers to the use of on-board clock oscillator and the clock signals which are produced by the user-specified frequency to trigger the A/D conversion regularly. To use the clock function, the hardware parameters ADPara.ClockSource = PCI8053 _CLOCKSRC_IN should be installed in the software. The frequency of the clock in the software depends on the hardware parameters ADPara.Frequency. For example, if Frequency = 100000, that means A/D work frequency is 1000000Hz (that is, 100 KHz, $10\mu \text{ s}$ /point).

6.2 External Clock Function

External Clock Function refers to the use of the outside clock signals to trigger the A/D conversion regularly. The clock signals are provide by the CLKIN pin of the CN1 connector. The outside clock can be provided by PCI8053 clock output (CLKOUT of CN1), as well as other equipments, for example clock frequency generators. To use the external clock function, the hardware parameters ADPara.ClockSource = PCI8053_CLOCKSRC_OUT should be installed in the software. The clock frequency depends on the frequency of the external clock, and the clock frequency on-board (that is, the frequency depends on the hardware parameters ADPara.Frequency) only functions in the packet acquisition mode and its sampling frequency of the A/D is fully controlled by the external clock frequency.

6.3 Methods of Using Continuum and Grouping Sampling Function

6.3.1 Continuum Sampling Function

The continuous acquisition function means the sampling periods for every two data points are completely equal in the sampling process of A/D, that is, completely uniform speed acquisition, without any pause, so we call that continuous acquisition.

To use the continuous acquisition function, the hardware parameters ADPara.ADMode = PCI8053_ADMODE_SEQUENCE should be installed in the software. For example, in the internal clock mode, hardware parameters ADPara.Frequency = 100000 (100KHz) should be installed, and 10 microseconds after the A/D converts the first data point, the second data point conversion starts, and then 10 microseconds later the third data point begins to convert, and so on.

The formula for calculating the external signal frequency is as follows:

Under the internal clock mode:

External signal frequency = AD sampling frequency / (cycle signal points * the total number of channels)

External signal cycle= 1/ external signal frequency

Under the external clock mode:

External signal frequency = AD sampling frequency / (cycle signal points * the total number of channels)

External signal cycle= 1/ external signal frequency




Figure 6.0 continuous acquisition in internal clock

Note: a-- sample cycle

6.3.2 Grouping Sampling Function

Grouping acquisition (pseudo-synchronous acquisition) function refers to the sampling clock frequency conversion among the channels of the group in the AD sampling process, and also a certain waiting time exists between every two groups, this period of time is known as the Group Interval. Loops of group refer to numbers of the cycle acquisition for each channel in the same group. In the internal clock mode and the fixed-frequency external clock mode, the time between the groups is known as group cycle. The conversion process of this acquisition mode as follows: a short time stop after the channels conversion in the group (that is, Group Interval), and then converting the next group, followed by repeated operations in order, so we call it grouping acquisition.

The purpose of the application of the grouping acquisition is that: at a relatively slow frequency, to ensure that all of the time difference between channels to become smaller in order to make the phase difference become smaller, thus to ensure the synchronization of the channels, so we also say it is the pseudo-synchronous acquisition function. In a group, the higher the sampling frequency is, the longer Group Interval is, and the better the relative synchronization signal is. The sampling frequency in a group depends on ADPara. Frequency, Loops of group depends on ADPara.LoopsOfGroup, the Group Interval depend on ADPara. Group Interval.

Based on the grouping function, it can be divided into the internal clock mode and the external clock mode. Under the internal clock mode, the group cycle is decided by the internal clock sampling period, the total number of sampling channels, Loops of group and Group Interval together. In each cycle of a group, AD only collects a set of data. Under the external clock mode, external clock cycle ≥ internal clock sampling cycle × the total number of sampling channels × Loops of group + AD chip conversion time, AD data acquisition is controlled and triggered by external clock. The external clock mode is divided into fixed frequency external clock mode and unfixed frequency external clock mode. Under the fixed frequency external clock mode, the group cycle is the sampling period of the external clock.

The formula for calculating the external signal frequency is as follows:

Under the internal clock mode:

Group Cycle = the internal clock sampling period \times the total number of sample channels \times Loops of group + AD chips conversion time + Group Interval

External signal cycle = (cycle signal points / Loops of group) × Group Cycle

External signal frequency = 1 / external signal cycle

Under the external clock mode: (a fixed-frequency external clock)

Group Cycle = external clock cycle

External signal cycle = (cycle signal points / Loops of group) × Group Cycle

External signal frequency = 1 / external signal cycle

Formula Notes:

The internal sampling clock cycle = 1 / (AD Para. Frequency)

The total number of sampling channels = AD Para. Last Channel – AD Para. First Channel + 1

Loops of group == ADPara.LoopsOfGroup

AD Chips conversion time = see "AD Analog Input Function" parameter

Group Interval = AD Para. Group Interval

Signal Cycle Points = with the display of the waveform signal in test procedures, we can use the mouse to measure the signal cycle points.

Under the internal clock mode, for example, sample two-channel 0, 1, and then 0 and 1 become a group. Sampling frequency (Frequency) = 100000Hz (cycle is 10μ s), Loops of group is 1, Group Interval = 50μ s, then the acquisition process is to collect a set of data first, including a data of channel 0 and a data of channel 1. We need 10μ s to sample the two data, 20μ s to convert the data from the two channels. After the conversion time of an AD chip, AD will automatically cut-off to enter into the waiting state until the 50μ s group interval ends. We start the next group, begin to convert the data of channel 0 and 1, and then enter into the waiting state again, and the conversion is going on in this way, as the diagram following shows:




Figure 6.1 Grouping Sampling which grouping cycle No is 1 under the Internal Clock Mode

Note: a— internal clock sample cycle

b— AD chips conversion time

c—Group Interval

d— group cycle

Change the loops of group into 2, then the acquisition process is to collect the first set of data, including two data of channel 0 and two data of channel 1, the conversion order is 0,1,0,1. We need 10µs to sample each of the four data. After the conversion time of an AD chip, AD will automatically stop to enter into the waiting state until the 50µs Group Interval ends. We start the next group, begin to convert the data of channel 0 and 1, and then enter into the waiting state again, and the conversion is going on in this way, as the diagram following shows:




Figure 6.2 Grouping Sampling which grouping cycle No is 2 under the Internal Clock Mode

Notes: a— internal clock sample cycle


b— AD chips conversion time

c-Group Interval

d-group cycle

Under the external clock mode, the requirement is: the external clock cycle \geq the internal clock sampling period \times the total number of sampling channels \times Loops of group + AD chip conversion time, otherwise, the external clock appearing in the group conversion time will be ignored.

Under the fixed-frequency external clock mode, for example, when sampling data of two-channel 0, 1, then channel 0 and channel 1 consist of a group. Sampling frequency (Frequency) = 100000Hz (the cycle is 10μ s), Loops of group is 2, then the acquisition process is to collect the first set of data, including two data of channel 0 and two data of channel 1, the order of conversion 0,1,0,1, We need 10μ s to sample the four data and 40μ s to convert of the four data. After the conversion time of an AD chip, AD will automatically stop to enter into the waiting state until the next edge of the external clock triggers AD to do the next acquisition, and the conversion is going on in this way, as the diagram following shows:




Notes: a— internal clock sample cycle

b—AD chips conversion time

d—group cycle (external clock cycle)

Under an unfixed-frequency external clock mode, for example, the grouping sampling principle is the same as that of the fixed-frequency external clock mode. Under this mode, users can control any channel and any number of data. Users will connect the control signals with the clock input of the card (CLKIN), set the sampling channels and Loops of group. When there are external clock signals, it will sample the data which is set by users. Because the external clock frequency is not fixed, the size of external clock cycle is inconsistent but to meet: the external clock cycle \geq the internal clock sampling period \times the total number of sampling channels \times Loops of group + AD chip conversion time, , otherwise, the external clock edge appearing in the group conversion time will be ignored.



 $Figure\ 6.4\ Grouping\ sampling\ under\ the\ not\ fixed\ frequency\ external\ clock\ mode$

Note: a— internal clock sample cycle

b—AD chips conversion time

Chapter 7 Notes, Calibration and Warranty Policy

7.1 Notes

In our products' packing, user can find a user manual, a PCI8053 module and a quality guarantee card. Users must keep quality guarantee card carefully, if the products have some problems and need repairing, please send products together with quality guarantee card to ART, we will provide good after-sale service and solve the problem as quickly as we can.

When using PCI8053, in order to prevent the IC (chip) from electrostatic harm, please do not touch IC (chip) in the front panel of PCI8053 module.

7.2 Analog Signal Input Calibration

Every device has to be calibrated before sending from the factory. It is necessary to calibrate the module again if users want to after using for a period of time or changing the input range. In the manual, we introduce how to calibrate PCI8053 in ± 10 V, calibrations of other input ranges are similar.

Prepare a digital voltage instrument which the resolution is more than 5.5 bit, install the PCI8053 module, and then power on, warm-up for fifteen minutes.

- 1) Zero adjustment: select one channel of analog inputs, take the channel AI0for example, connect 0V to AI0, and then run ART Data Acquisition Measurement Suite in the WINDOWS. Choose channel 0, ±10V input range and start sampling, adjust potentiometer RP4 in order to make voltage value is 0.000V or about 0.000V. Zero adjustment of other channels is alike.
- 2) Full-scale adjustment: select one channel of analog inputs, take the channel AI0 for example, connect 10000.00mV to AI0, and then run ART Data Acquisition Measurement Suite in the WINDOWS. Choose channel 0, ±10V input range and start sampling, adjust potentiometer RP3 in order to make voltage value is 9999.69mV or about 9999.69mV. Full-scale adjustment of other channels is alike.
- 3) Repeat steps above until meet the requirement.

7.3 Analog Signal Output Calibration

In the manual, we introduce how to calibrate PCI8053 in ± 5 V range; calibrations of other input ranges are similar.

- Connect the ground of the digital voltage meter to any analog AGND of the CN1. Connect the input side of the voltage meter to the output channel which needs calibration. Run PCI8053 test procedure under Windows, select the AO output detection.
- 2) To set analog output is 2048, adjust potentiometer RP1 in order to make VO0 output 0.000V (unipolar: DA is set to 0).
- 3 To set AO output is 4095, adjust potentiometer RP2 in order to make VO0 output voltage value is 4999.84mV (unipolar and bipolar full-scale calibration are the same).
- 4) Repeat steps above until meet the requirement.

7.4 AO Use

In demonstration program, the continuous output interval of waveform output can not be carried out; the main objective is to test the strength of AO output.

7.5 Warranty Policy

Thank you for choosing ART. To understand your rights and enjoy all the after-sales services we offer, please read the following carefully.

- 1. Before using ART's products please read the user manual and follow the instructions exactly. When sending in damaged products for repair, please attach an RMA application form which can be downloaded from: www.art-control.com.
- 2. All ART products come with a limited two-year warranty:
- The warranty period starts on the day the product is shipped from ART's factory
- For products containing storage devices (hard drives, flash cards, etc.), please back up your data before sending them for repair. ART is not responsible for any loss of data.
- ➤ Please ensure the use of properly licensed software with our systems. ART does not condone the use of pirated software and will not service systems using such software. ART will not be held legally responsible for products shipped with unlicensed software installed by the user.
- 3. Our repair service is not covered by ART's guarantee in the following situations:
- Damage caused by not following instructions in the User's Manual.
- Damage caused by carelessness on the user's part during product transportation.
- Damage caused by unsuitable storage environments (i.e. high temperatures, high humidity, or volatile chemicals).
- > Damage from improper repair by unauthorized ART technicians.
- > Products with altered and/or damaged serial numbers are not entitled to our service.
- 4. Customers are responsible for shipping costs to transport damaged products to our company or sales office.
- 5. To ensure the speed and quality of product repair, please download an RMA application form from our company website.

Products Rapid Installation and Self-check

Rapid Installation

Product-driven procedure is the operating system adaptive installation mode. After inserting the disc, you can select the appropriate board type on the pop-up interface, click the button [driver installation]; or select CD-ROM drive in Resource Explorer, locate the product catalog and enter into the APP folder, and implement Setup.exe file. After the installation, pop-up CD-ROM, shut off your computer, insert the PCI card. If it is a USB product, it can be directly inserted into the device. When the system prompts that it finds a new hardware, you do not specify a drive path, the operating system can automatically look up it from the system directory, and then you can complete the installation.

Self-check

At this moment, there should be installation information of the installed device in the Device Manager (when the device does not work, you can check this item.). Open "Start -> Programs -> ART Demonstration Monitoring and Control System -> Corresponding Board -> Advanced Testing Presentation System", the program is a standard testing procedure. Based on the specification of Pin definition, connect the signal acquisition data and test whether AD is normal or not. Connect the input pins to the corresponding output pins and use the testing procedure to test whether the switch is normal or not.

Delete Wrong Installation

When you select the wrong drive, or viruses lead to driver error, you can carry out the following operations: In Resource Explorer, open CD-ROM drive, run Others-> SUPPORT-> PCI.bat procedures, and delete the hardware information that relevant to our boards, and then carry out the process of section I all over again, we can complete the new installation.